

RZ/G Series, 2nd Generation

DQ Timing Margin Checker User's Manual

Introduction

This document describes the information of DQ timing margin checker (hereinafter, this is called DQ margin checker) and how to use it whose ex-name is EYE opening tool. The DQ margin checker simply provides setup and hold timing margin between DQS and each DQ signals.

Note that this tool doesn't provide functions for setting DRAM parameters. Therefore, this tool must be built for each DRAM settings.

This tool is based on the Flash Writer published on GitHub. You can add this tool as a command to the Flash Writer and build with customized DRAM setting you like.

CAUTION

Don't disclose source code provided in the patch file to anyone other than related person.

Target Device

RZ/G2L, G2LC, G2UL, V2L

Contents

1. Overview	3
2. Getting Started.....	4
2.1 [optional] Build ARM toolchain.....	4
2.2 Build DQ margin checker.....	4
2.3 Hardware and Software Setting.....	4
2.4 Run Program.....	6
3. Adapting Original DRAM Setting	7
4. Understanding The Result	7
4.1 Criteria on JEDEC Standard.....	7
5. Data Pattern.....	7
6. Appendix: Result of EVK	8
6.1 RZ/G2L	8
6.2 RZ/G2LC.....	11
6.3 RZ/V2L	13
6.4 RZ/G2UL	16
Revision History.....	18

2. Getting Started

This tool provides visualized DQ to DQS setup/hold margin of DRAMs implemented on your board. This tool works on a target device only in SCIF download mode, thus it will be controlled with terminal application software on a PC. In this document, we use Tera Term as terminal software for example.

2.1 [optional] Build ARM toolchain

If this is first build with ARM toolchain, it is needed to build ARM toolchain as following commands for example:

```
$ cd ~/
$ wget https://developer.arm.com/-/media/Files/downloads/gnu-a/10.2-2020.11/binrel/gcc-arm-10.2-2020.11-x86_64-aarch64-none-elf.tar.xz
$ tar xvf gcc-arm-10.2-2020.11-x86_64-aarch64-none-elf.tar.xz
```

NOTE

See also “RZ/G2L, RZ/G2LC and RZ/V2L SMARC EVK Start-up Guide” for more detail.

2.2 Build DQ margin checker

The DQ margin checker is based on the Flash Writer published on GitHub. Then you need to clone it to your development environment and apply the patch file provided from us.

[GitHub - renesas-rz/rzg2_flash_writer](https://github.com/renesas-rz/rzg2_flash_writer)

```
$ cd ~/
$ git clone https://github.com/renesas-rz/rzg2_flash_writer.git
$ cd rzg2_flash_writer
$ git checkout 457f62c
$ git apply dq_margin_checker.patch
$ make clean
$ make BOARD=<board> EMMC=0
```

Target board	BOARD option
RZ/G2L Evaluation Board Kit	RZG2L_SMARC_PMIC
RZ/G2LC Evaluation Board Kit	RZG2LC_SMARC_PMIC
RZ/V2L Evaluation Board Kit	RZV2L_SMARC_PMIC
RZ/G2UL Evaluation Board Kit	RZG2UL_SMARC

Using other board setting excluding the above, see [3.Adapting Original DRAM Setting](#).

2.3 Hardware and Software Setting

- A) Install Tera Term into your PC.
- B) Connect the board and the PC with a USB cable.
- C) Set the target device on your board to SCIF download mode. If you are using a Renesas' board, set DIP switches on the board. Please refer to its user's manual.
- D) Launch the Tera Term and select “Serial” for communication method and an appropriate COM port connected to the board.




Figure 1 Select New Connection

E) Configure serial port setting as following (Select 'Setup' menu -> 'Serial port').




Figure 2 Serial Port Setup

F) Turn on your board. Then you can look SCIF download mode message.




Figure 3 Power ON Message

G) Send the s-record format file (Select "File" menu -> "Send file")

H) After the download finished, the prompt ">" will appear. It's ready to start DQ margin checker.

NOTE

In SCIF download mode, the program file is located on SRAM on the target device, thus the program is volatile. You need to send the file again when you reset the device.

2.4 Run Program

Enter “DQ” command to start the DQ margin checker. After the test program finished, the test result will be output on the terminal.

```

COM7 - Tera Term VT
ファイル(F) 編集(E) 設定(S) コントロール(O) ウィンドウ(W) ヘルプ(H)
SCIF Download mode
(C) Renesas Electronics Corp.
-- Load Program to System RAM -----
please send !

Flash writer for RZ/G2 Series V1.04 Mar.11,2022
Product Code : RZ/G2L
>dq

*****
*****  DQ Margin Checker *****
*****
V2.0.0 June 8th, 2022.

[Write]
1                                     100
#####

RANK[0]
DQ# vs Delay (-31 to 32 [tap])
DQ[00]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[01]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[02]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[03]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[04]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[05]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[06]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[07]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[08]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[09]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[10]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[11]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[12]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[13]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[14]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX
DQ[15]: XXXXXXXXXXXXXXXXXXXX..... XXXXXXXXXXXXXXXXXXXX

[Read]
1                                     100
#####

```

Figure 4 Output example

3. Adapting Original DRAM Setting

If you want to adapt original DRAM setting to this tool, following procedure is needed:

- Generate two files (param_mc.c and param_swizzle.c) with the “DDR configuration generation tool” .xslm file.
- Copy param_swizzle.c in the ddr/common folder and param_mc.c in the ddr/g21 (or other SoC) folder.

4. Understanding The Result


The “.” means that the write and read comparison check was passed, and the “X” means failed. Thus, the dots on left side of the center bar means setup margin, and ones on right side means hold margin.

In the case of speed bin DDR4-1600, a dot represents about 21.6ps(=1250ps/58). The following figure depicts an example of result. Its setup and hold timing margin of DQ0 in the first line are 237ps and 257ps, which equal to 11dots and 12dots, respectively. Therefore, this result means timing margin is enough.

4.1 Criteria on JEDEC Standard

The JEDEC 79-4 standard for DDR4 defines the DQ input receiver compliance mask for voltage and timing. For example, 0.2UI timing margin and 136mV voltage margin are required for DDR4-1600. A 1UI equals to 625ps(=1/800MHz/2) in this case, thus 0.2UI equals 125ps and +/-3 dots(>125ps/21.6ps) in the result are enough for the timing margin.

Note that the Rx mask is defined for stipulated waveforms called eye pattern at balls on each DRAM component, while the DQ margin checker outputs result of comparison write and read data. To be precise, target spec of the Rx mask and result of this checker are different.



5. Data Pattern

The data pattern is fixed to PRBS patterns generated in DDRTOP APN for internal.

6. Appendix: Result of EVK

6.1 RZ/G2L

Flash writer for RZ/G2 Series V1.04 Mar.11,2022

Product Code : RZ/G2L

>dq

```
*****
***** DQ Margin Checker *****
*****
```

V2.0.0 June 8th, 2022.

[Write]

```
1                                     100
#####
```

RANK[0]

DQ# vs Delay (-31 to 32 [tap])

```
DQ[00]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[01]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[02]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[03]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[04]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[05]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[06]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[07]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[08]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[09]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[10]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[11]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[12]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[13]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[14]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[15]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
```

RANK[1]

DQ# vs Delay (-31 to 32 [tap])

```
DQ[00]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[01]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[02]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[03]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
```


DQ[04]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[05]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[06]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[07]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[08]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[09]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[10]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[11]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[12]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[13]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[14]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[15]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX

[Read]

1

100

#####

RANK[0]

DQ# vs Delay (-31 to 32 [tap])

DQ[00]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[01]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[02]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[03]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[04]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[05]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[06]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[07]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[08]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[09]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[10]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[11]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[12]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[13]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[14]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[15]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX

RANK[1]

DQ# vs Delay (-31 to 32 [tap])

DQ[00]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[01]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[02]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX

DQ[03]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[04]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[05]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[06]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[07]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[08]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[09]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[10]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[11]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[12]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[13]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[14]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX
DQ[15]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXX

FINISH!

6.2 RZ/G2LC

Flash writer for RZ/G2 Series V1.04 Mar.11,2022

Product Code : RZ/G2LC

>dq

```
*****
***** DQ Margin Checker *****
*****
```

V2.0.0 June 8th, 2022.

[Write]

1 100

#####

RANK[0]

DQ# vs Delay (-31 to 32 [tap])

```
DQ[00]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[01]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[02]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[03]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[04]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[05]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[06]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[07]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[08]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[09]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[10]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[11]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[12]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[13]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[14]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
DQ[15]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx
```

[Read]

1 100

#####

RANK[0]

DQ# vs Delay (-31 to 32 [tap])

DQ[00]: xxxxxxxxxxxxxxxxxxxxxxxx.....| |.....xxxxxxxxxxxxxxxxxxxxx

DQ[01]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[02]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[03]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[04]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[05]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[06]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[07]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[08]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[09]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[10]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[11]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[12]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[13]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[14]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX
DQ[15]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXXX

FINISH!

6.3 RZ/V2L

Flash writer for RZ/V2 Series V1.04 Mar.11,2022

Product Code : RZ/V2L

>dq

```
*****
***** DQ Margin Checker *****
*****
```

V2.0.0 June 8th, 2022.

[Write]

1 100

#####

RANK[0]

DQ# vs Delay (-31 to 32 [tap])

```
DQ[00]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[01]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[02]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[03]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[04]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[05]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[06]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[07]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[08]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[09]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[10]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[11]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[12]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[13]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[14]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[15]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
```

RANK[1]

DQ# vs Delay (-31 to 32 [tap])

```
DQ[00]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[01]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[02]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[03]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[04]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
DQ[05]: XXXXXXXXXXXXXXXXXXXX.....| |.....XXXXXXXXXXXXXXXXXXXX
```

DQ[06]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[07]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[08]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[09]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[10]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[11]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[12]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[13]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[14]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[15]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX

[Read]

1 100

#####

RANK[0]

DQ# vs Delay (-31 to 32 [tap])

DQ[00]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[01]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[02]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[03]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[04]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[05]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[06]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[07]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[08]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[09]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[10]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[11]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[12]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[13]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[14]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[15]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX

RANK[1]

DQ# vs Delay (-31 to 32 [tap])

DQ[00]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[01]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[02]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[03]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
 DQ[04]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX

DQ[05]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[06]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[07]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[08]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[09]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[10]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[11]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[12]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[13]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[14]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX
DQ[15]: XXXXXXXXXXXXXXXXXXXXXXXX.....| |XXXXXXXXXXXXXXXXXXXXX

FINISH!

DQ[01]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[02]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[03]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[04]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[05]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[06]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[07]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[08]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[09]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[10]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[11]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[12]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[13]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[14]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX
DQ[15]: XXXXXXXXXXXXXXXXXXXX.....|.....XXXXXXXXXXXXXXXXXXXX

FINISH!

Revision History

Ver.	Date	Description	
		Page	Summary
1.00	Mar. 11 th , 2022.	-	First issued.
1.01	Mar. 31 st , 2022.	2, 6	Fixed Overview and command description.
2.00	June 8th, 2022.	all	Fixed with the update to DQ margin checker v2.0.0.
2.1.0	July 14, 2022	7, 8-17	Added section 4.1 and chapter 6.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/