Renesas RA8D1 evaluation kit MIPI DSI

Question

Hello, We are trying to use a 1280X1024 Dual LVDS display that is connected via a MIPI -> Dual LVDS converter. The converter requires that we use a continuous DSI CLOCK in HS mode and at least one DSI Data lane which can switch between HS and LP mode, we have looked at the User manual: Hardware for the RA8D1 processor and the FSP documentation for the MIPI DSI. 
 Could anyone clarify the following: 
 
 The MIPI PHY section of the User Manual mentions two MIPI DSI "Operation Channels" and it also mentions that these cannot be used simultaneously. This is very important because later on the datasheet mentions the following: Channel-0 supports only LP mode (LP-TX, LP-RX), while Channel-1 supports LP mode (LP-TX, LP-RX) and HS mode (HS-TX). There are 8 descriptors for each channel. In our case, it seems we cannot use channel-0 because we need both LP and HS mode. How do we select which channel to use? 
 The MIPI PHY Interface FSP package documentation ( https://renesas.github.io/fsp/group___m_i_p_i___d_s_i.html ) also says: Two internal channels may be used for command mode operations, available for all physical lane configurations. Channel-0 supports only LP mode (LP-TX, LP-RX), while Channel-1 supports LP mode (LP-TX, LP-RX) and HS mode (HS-TX). Aside from that however it also mentions the following (which we have not found back in the User Manual): Communication to the external display occurs via one or more data lanes and one clock lane. Each of these lanes has dedicated pins. Lane 0 is capable of low-power data transfer and bidirectional communication with a display. Lane 1 is capable of low-power or high-speed data transfer to the external display. If this is correct, then that means only lane 1 may be used for driving our display. However the User Manual only mentions that only lane 0 is capable of bidirectional LP mode . That does not mean that lane 0 is NOT capable of both HS and LP. Does lane 0 support both HS and LP modes? 
 The converter requires a DSI CLOCK of +/- 480 MHz, I believe the MIPI PHY is more than capable of outputting this.. How do we set the DSI OUTPUT CLOCK frequency? 
 
 Kind regards

NP_Renesas · Answer

Hi, 
 
 Please take note of the recommended maximum resolution for the GLCDC (given they are talking about using a 1280x1024 LCD panel) :- ** 
 RA Flexible Software Package Documentation: Graphics LCD (r_glcdc) (renesas.github.io)

the figures for the RA8 will be based on 32 bit SDRAM, the EK-RA8D1 only has 16-bit SDRAM fitted. 
 
 How do we select which channel to use? 
 Don't confuse the Command Mode Operation Channels and the Virtual Channel set in the DSI Command Packet. 
 To choose which Command mode Operation channel to use, write to the registers for the required Command Mode Operation Channel (n= 0 or 1), e.g. :-

To set the Virtual Channel sent in the DSI Command Packet , this is set in the SQCHnDSCmAR : Sequence Channel n Descriptor-m A Register :- 
 
 The sequence channel registers are used by the R_MIPI_DSI_Command() API RA Flexible Software Package Documentation: MIPI Display Serial Interface (r_mipi_dsi) (renesas.github.io) 
 the virtual channel for the command packet is set in the message structure passed to R_MIPI_DSI_Command( ) :- 
 
 There is a known issue with the R_MIPI_DSI_Command( ) API :- 
 Issue 
 Transmission of images is not affected 
 
 Transmission of LP asynchronous messages - sent via R_MIPI_DSI_Command - will only output when the command channel is set to virtual channel (VC) 0. 
 Transmission of HS asynchronous messages- sent via R_MIPI_DSI_Command - will only output when the command channel is set to VC 1. 
 
 Note: This means that LP commands will be received only by displays configured as VC 0 (the most common configuration) and HS commands will be received only by displays configured as VC 1. 
 Workaround 
 This issue does not affect situations where exclusively LP asynchronous commands are sent to a display controller configured for use of virtual channel 0 (this is common). Similarly, this issue would not affect configurations where exclusively HS asynchronous commands are sent to a display controller that uses virtual channel 1 (not common). For other configurations, there is no workaround at this time. 
 Affects versions: v5.0.0 v5.0.1 v5.1.0 v5.2.0 v5.3.0 v5.4.0 
 
 Does lane 0 support both HS and LP modes? 
 Yes. 
 
 How do we set the DSI OUTPUT CLOCK frequency? 
 Looks like the DSI clock output frequency is DSI PLL Frequency / 2, you can set the DSI PLL Frequency in the properties of the r_mipi_phy driver. 
 
 BR, 
 NP_Renesas

Renesas RA8D1 evaluation kit MIPI DSI

Top Replies