We are programming the clock the first time. Phase noise tested is 10dB worse than the phase noise shown in datasheet for region from 1MHz offset and above (outside the PLL loop). What could be wrong? Also notice your plot has 15dBm output. Did you use external amplifier?
This issue is not in the private Technical support system and this thread is closed.